BEST AVAILABLE COPY

⑩日本国特許庁(JP)

⑩特許出頭公開

⑫公開特許公報(A)

平1-106456

@Int.CI.4

識別記号

庁内整理番号

母公開 平成1年(1989)4月24日

H 01 L

G-7735-5F A-6835-5F

審査請求 未請求 発明の数 1 (全4頁)

半導体集積回路装置 69発明の名称

204 超 昭62-263435

啓

❷出 · 颐 昭62(1987)10月19日

伊発 眀 者 大阪府門真市大字門真1006番地 松下電器産業株式会社内 大阪府門真市大字門真1006番地 松下電器產業株式会社内

等 久 松下電器產業株式会社 他出 蕻

大阪府門真市大字門真1006番地

弁理士 中尾 敏男 の代 理

外1名

1、発明の名称

半導体集表图路數量

2、 存許請求の集団

複数の電極端子を有するリードフレームの一主 面の面積が、他の主面より狭く、とのリードフレ ームの新面形状は少たくとも1段以上の段差を持 つ政差部を有するものであり、半導体集費回路は 他の主面にマクントされ、少なくとも電極端子の 一主面を撃出した形で一主面とほぼ平坦に針止樹 罪が成形されている半導体集表回路装置。

3、発明の詳細な説明

産業上の利用分野

本元明は半導体集技匠路をパッケージした半導 体集費回路装置に関するものである。

従来の技術

ポータブルな情報ファイルとしてのICカード はカードの一部にメモリ。マイクロプロセッサを 有する半導体集積回路装置を埋込んで、リーダー ライタを介して情報を書き込み、読み出し、消去

する演算機能を持っているが、I80銭格により カード厚みは最大 O. 8 4 ミリとされてかり、当然 半導体集積回路装置は更に薄くしかも厚み精度が 強く要求される。

当初半導体集表回路装置の基板はガラスエポキ シを基体とする英国基紙が主流であったが、ガラ スエポキシ基板ではICカード用半導体集積回路 装置に要求する厚み特度を十分に満足させるもの てはなかった。

そこでガラスエポキシ基板の代りに厚み精度が よく半導体集務国路装置の総厚の厚み精度も向上 させられるリードフレームを基板とするICカー ド用半導体集費回路装置が提案された。このIG カード用半導体集積回路装置の構造を第4回に示 し製料する。

複数本の電極端子1とダイパッド2を有するり ードフレーム8の上記ダイパッド2にIGチップ 3がマウントされ、上記ICチップ3のパッド (図示せず)と上記電極雄子1がワイヤ4で接続 されており、少なくとも上記電極端子1の一主面

特別平1-106456(2)

5 を露出した形で、しかも上記一主面5 とほぼ平 塩に封止樹脂 6 がトランスファ成形法により成形 された構造となっている。

ところが上記電極雄子1の上記一主面5は外部に露出し、上記電極雄子1の薄い側面を含む片面しか上記針止御間6を接触していない。通常トランスファ成形法で成形する上記針止樹間6中には成形金型との離形性をよくするために、離形利になが、自然上記電極増子1と上記針止樹間6との密着性は5いものではなり、と記針止樹間6との密着性は5いものではたり、上記針止樹間6と接触する他の主面7を租面化したり、上記間電極増子1の一主面5の面積を他の主面7の面積とり数くして(エッジにテーパをつけ台形形状とする)密着性の向上を図っている。

発明が解決しよりとする問題点

このような半導体集積回路装置に用いるリードフレーム 5 の厚味は、半導体集積回路装置に総厚の制限があることからの、1 5 ミリ以下が通常用いられる。ところが針止樹脂 6 とリードフレーム 5

なる。この状態でカード化しカードの携帯中あるいは使用中に何らかの異物が切断面にできたパリ、あるいは電極端子自体にひっかかり電極端子をはがしてしまり可能性がある。このように電極端子がはがれたり、変形するとICカードとしての機能が全く失なわれることになる。

本発明は上記問題点を搬み、外的な力、熱ひず み等に対しても電振端子がはがれて使用不能にな らないようなリードフレームの構造を提供するも のである。

問題点を解決するための手段

そして上記問題点を解決する本発明の技術的手 設は、リードフレームの一主面の面積を他の主面 より終くし新面形状を凸型として一主面と技行平 坦に封止樹脂を成形し、リードフレームの媒面を 所定の距離、厚さで投げ全辺にわたって針止樹脂 で覆うように構成したものである。

作用

との構成により電極端子の技技全辺が針止樹脂 でおおわれていることから、電極端子を剥す外部

の他の主菌でとの密着性を強化するために、リー ドフレーム8の断面をナーパ加工し、わずかに針 止樹脂のでリードフレームのを覆り形としている が、リードフレームBの厚味が 0.1 6 ミリと非常 だ薄いため、針止樹脂8でリードフレーム8の塊 面を一部覆り形とした場合でもせいぜい厚味分の O.15ミリ程度しか覆うことができず、雌菌にテ ーパをつけても対止樹脂6に対するリードフレー ムロの密着強度を着るしく向上させることはでき なかった。また前にも述べたが針止樹屋6に仕館 形刻が入っているため、リードフレーム8との古 着性が悪く、何えば熱衡な試験を行った時に発生 する魚的ひずみによりリードフレーム8が刻れる 可能性も生じてくる。更にトランスファ放形後リ ードフレーム6の補強パーを封止樹脂6の帰面に 沿ってほぼ平坦に会型にて切断して個片の半導体 集積回路装置にするわけであるが、補強パーの切 断面は全型で切断する際、わずかなべりが発生す ることと、完全に針止樹離6の婚節と平坦にする ことは不可能で、わずかに切断面が突を出る形と

からの力が加わらず、また熱害掌試験等による熱 ひずみに対しても電極端子が刺れることがないた め信頼性の高い半導体集積回路装置を作ることが 可能となる。

実施例

特別平1-106456(3)

る構造のリードフレームである。とのリードフレーム200作製方法は一実施例として、まずブレス機でストレートにパンナングした後狭いて別の全型を用い同じくプレス機によりリードフレーム200場面のみをプレスし所定の量だけ改差部15を作った。他の方法としてエッチングによる方法でも同様の設差部15を作ることは可能である。以上の説明はICチップを答載するダイパッド11を有するリードフレーム20であるが、ダイパッド11の無い電振幅子12のみのリードフレームでもかまわない。

以上述べた取付をリードフレーム20を用いた 半導体集積四路装置の製造プロセスを第3回を~ c に示す。これは第2回のA - A'の断部を表わす ものである。ダイペッド11の他の主面14に I C チップ16をマクントし、上記IC チップ16 のペッド(国示せず)と上記電極端子12の他の 主面14をワイヤ17で接続し(第3回を)、続いてトランスファ成形法にて上記電極端子12、 及びダイペッド11の一主面13を第出させるど

のではなく、パンプを利用したフリップナップポンディング方式でもかまわない。また同時にリードフレーム200位の主面側をエッチング、サンドプラストメッキ法等で短面化処理が施こされていても良い。更にダイパッド11か無くICナップ16が電極端子12にかかるようなリードフレーム20を用いる場合はICナップ16をマウントするダイポンド樹脂は絶縁性であることはいうまでもない。

発男の効果

本発見の半導体集積回路装置はリードフレーム 基板の準面に1数以上の収益部を設け、収益部を 要う形で針止樹脂にて成形しているため、外的な 力にも電極端子は利れにくく、熱衝撃試験等の熱 ひずみに対しても、電極端子ははがれないことか ち、信頼性の高いものを得ることが可能となる。

4、図面の簡単を説明

第1図は本発明の半導体集積回路製量の一実施 例における電磁爆子部の拡大斜視図、第2図 A b は本発明に用いたリードフレームの構造を示す

とく、上記一主菌13とほぼ平坦に対止樹脂18 で成形する(第3回b)。この時リードフレーム 20に設けられた段差部15%上配針止樹脂18 で覆われる形となる。更に全型を用いて上記封止 樹脂18の雑面に沿って補強パー19を切断して 個片の半導体集務回路袋量とする(第3図c)。 以上のペた半導体集後回路装置の電極進子部の拡 大図を第1図に示す。との第1図によれば電磁域 子12の一主面と針止樹脂18は任何平坦に成形 されており、針止樹脂18に埋砂した電極端子12 の一部は、舞出している一主菌より広がっている 構造となっている。このととは、電極端子12の 端面に形成されている収差部15を完全に針止樹 贈18が覆っていることになり、針止樹脂18の 韓面に写出している補強パー19も同様の凸型で あることから外的を力に対しても非常に到れた強 い客達となっている。


以上述べてをた実施例の中でI C テップ 1 6 の パッドと電極増子 1 2 の接続にワイヤ 1 1 を用い ているが、ワイヤーポンディング法に設定するも


上面図と断面図、第3図 a ~ c は本発明の半導体 集板図防装置の製造フローを示す断面図、第4図 は従来のリードフレームを用いた半導体集機回路 装置の制造を示す断面図である。


1 2 ……電極雄子、1 3 ……一主面、1 4 …… 他の主面、1 5 …… 政差部、1 6 …… I C デップ、 1 7 …… ワイヤ、1 8 …… 針止樹脂、1 9 …… 補 放パー、2 0 …… リードフレーム。


代理人の氏名 弁理士 中 尾 敏 男 ほか1名


44 1 図











JAPANESE PATENT OFFICE PATENT JOURNAL (A)

KOKAI PATENT APPLICATION NO. HEI 1[1989]-106456

Int. Cl.4:

H 01 L 23/50

23/28

Sequence Nos. for Office Use:

G-7735-5F A-6835-5F

Filing No.:

Sho 62[1987]-263435

Filing Date:

October 19, 1987

Publication Date:

April 24, 1989

No. of Inventions:

1 (Total of 4 pages)

Examination Request:

Not filed

SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

Inventors:

Hajime Kurada

Matsushita Electric Industrial Co.,

Ltd

1006 Oazakadoma, Kadoma-shi,

Osaka-fu

Yoshihisa Takase

Matsushita Electric Industrial Co.,

Ltd.

1006 Oazakadoma, Kadoma-shi,

Osaka-fu

Applicant:

Matsushita Electric Industrial Co.,

Ltd

1006 Oazakadoma, Kadoma-shi,

Osaka-fu

Agents:

Toshio Nakao, patent attorney, and 1

other

[There are no amendments to this patent.]

Claim

A semiconductor integrated circuit device characterized by the following facts: the area of one principal surface of a lead frame having plural electrode terminals is smaller than that of the other principal surface; the cross-sectional shape of the lead frame has at least one step; a semiconductor integrated circuit is mounted on the other principal surface; and, with at least said one principal surface having the electrode terminals exposed, molding is performed with a sealing resin so that the resin is nearly flush with said one principal surface.

Detailed explanation of the invention

Industrial application field

The present invention pertains to a semiconductor integrated circuit device containing a packaged semiconductor integrated circuit.

Prior art

An IC card that can be used as a portable information file has a semiconductor integrated circuit device with memory and microprocessor units embedded in a portion of the card. By means of the operation of a reader/writer, information can be written and read or erased. According to the ISO code, the maximum thickness of the card is 0.84 mm. Naturally, the semiconductor integrated circuit device must be even thinner and the thickness must be highly precise.

The conventional substrate for the semiconductor integrated circuit device is usually a double-sided substrate using glass epoxy resin as the base material. However, glass epoxy substrates cannot sufficiently satisfy the demands on thickness precision required for semiconductor integrated circuit devices for IC cards.

Consequently, a semiconductor integrated circuit device for IC cards has been proposed using a lead frame instead of a glass epoxy substrate as a substrate with better thickness precision so as to improve the thickness precision for the overall thickness of the semiconductor integrated circuit device. The structure of this semiconductor integrated circuit device for IC cards can be explained with reference to Figure 4.

For lead frame (8) having plural electrode terminals (1) and die pad (2), IC chip (3) is mounted on said die pad (2), the pad (not shown in the figure) of said IC chip (3) and said electrode terminals (1) are connected by wires (4). With at least one principal surface (5) of said electrode terminals (1) exposed, molding is performed with sealing resin (6) so that the resin is nearly flush with said one principal surface (5) using a transfer molding method.

However, said one principal surface (5) of said electrode terminals (1) is exposed to the outer side, and only one side containing the thin side surface of said electrode terminals (1) contacts said sealing resin (6). Usually, in order to improve the mold releasing property from molding dies in transfer molding methods, a mold releasing agent is added to said sealing resin (6). Naturally, adhesion between said electrode terminals (1) and said sealing resin (6) is not good. Methods for solving this problem include roughening the other principal surface (7) that contacts said sealing resin (6), and making the area of one principal surface (5) of said electrode terminals (1) smaller than the area of the other principal surface (7) (the edge has a tapered, truncated-trapezoid-shape), which improves adhesion.

Problems to be solved by the invention

Due to the limitation on the total thickness of the semiconductor integrated circuit device. the thickness of lead frame (8) used in the semiconductor integrated circuit device is usually 0.15 mm or less. However, in order to improve the adhesion between sealing resin (6) and the other principal surface (7) of lead frame (8), the cross section of lead frame (8) is processed into a tapered shape, and lead frame (8) is covered with a small amount of sealing resin (6). However, the thickness of lead frame (8) is as small as 0.15 mm, so even if the end surface of lead frame (8) is partially covered with sealing resin (6), only about 0.15 mm in thickness is deposited. Even when the end surface is tapered, the adhesive strength of lead frame (8) with respect to sealing resin (6) cannot be increased significantly. Also, as pointed out above, a mold releasing agent is contained in sealing resin (6). Consequently, the adhesion with lead frame (8) is poor. For example, due to thermal strain occurring during the burn-in phase, lead frame (8) may be separated. In addition, after the transfer molding, the reinforcing bar of lead frame (8) is cut by dies nearly flush with the end surface of sealing resin (6) to form individual semiconductor integrated circuit devices. However, when the reinforcing bar is cut by dies to form a cut surface. certain burrs are formed, and it is impossible to form a cut surface that is flush with the end surface of sealing resin (6), and the cut surface protrudes slightly. When a card is formed in this way, when it is carried or in use, certain foreign objects may become caught on the burns formed on the cut surface or on the electrode terminals themselves. As a result, the electrode terminals may become separated or deformed, leading to total loss of function of the IC card.

The purpose of the present invention is to solve the aforementioned problems of the conventional methods by providing a structure of the lead frame which can avoid separation, and thus failure, of the electrode terminals due to external forces, thermal strain, etc.

Means to solve the problems

In order to solve the aforementioned problem, in the technical means of the present invention, the area of one principal surface of a lead frame is made smaller than the other principal surface; the cross section has a step-like () shape, and molding is performed with a sealing resin so that the resin is nearly flush with said one principal surface; and, for the end surface of the lead frame, almost the entire edge is covered with the sealing resin over a prescribed distance and thickness.

Operation

In this constitution, since almost the entire edge of the electrode terminals is covered with a sealing resin, no external forces that could separate the electrode terminals can be applied, and no separation takes place in the electrode terminals due to thermal strain during the burn-in phase, etc. Consequently, highly reliable semiconductor integrated circuit devices can be obtained.

Application example

In the following, an application example of the present invention will be explained with reference to the figures. Figures 2a and b illustrate the structure of the lead frame used in the present invention. Figure 2a is a top view, and Figure 2b is a cross-sectional view taken across A-A'. The lead frame is composed of die pad (11) and plural electrode terminals (12). The area of one principal surface (13) exposed on the opposite side of said die pad (11) and said electrode terminals (12) is smaller than the other principal surface (14), and the ____-shaped step (15) is formed as the cross section of lead frame (20) at least in the region to be covered with a sealing resin. When the thickness of lead frame (20) is 0.15 mm, W of said step (15) is 0.5 mm, and D is 0.1 mm. The cross-sectional shape of said step (15) may include plural steps instead of one step. For the aforementioned structure of the lead frame, die pad (11) is connected to at least one of plural electrode terminals (12). As an example for preparing this lead frame (20), first of all, straight punching is performed on a press unit. Then, another set of dies is set on the same press unit and presses just the end surface of lead frame (20) to form step (15) with the prescribed dimensions. In another method, etching is used to form this same step (15). The explanation above is for a lead frame (20) having a die pad (11) that can carry an IC chip. However, it is also possible to use a lead frame having only electrode terminals (12) but without a die pad (11).

Figures 3a-c illustrate the manufacturing process of a semiconductor integrated circuit device using said step-profile lead frame (20). They are taken across A-A' of Figure 2. IC chip (16) is mounted on the other principal surface (14) of die pad (11), and the pad (not shown in the figure) of said IC chip (16) and the other principal surface (14) of said electrode terminals (12)

are connected by wires (17) (Figure 3a). Then, by means of a transfer molding method, where one principal surface (13) of said electrode terminals (12) and die pad (11) is exposed, molding is performed with sealing resin (18) so that the resin is nearly flush with said one principal surface (13) (Figure 3b). At this time, step (15) set on lead frame (20) is also covered with said sealing resin (18). In addition, dies are used to cut reinforcing bar (19) along the end surface of said sealing resin (18) to form individual semiconductor integrated circuit devices (Figure 3c). Figure 1 is an enlarged view of the electrode terminal portion of the aforementioned semiconductor integrated circuit device. According to Figure 1, one principal surface of electrode terminals (12) and sealing resin (18) are formed nearly flush with each other, and a portion of electrode terminals (12) embedded in sealing resin (18) is wider than the exposed one principal surface in this structure. In this way, step (15) formed on the end surface of electrode terminal (12) is completely covered by sealing resin (18), and reinforcing bar (19) exposed on the end surface of sealing resin (18) also has a step-like (15) shape, so that it is very resistant to separation due to external forces.

As explained above, wires (11) are used for connecting the pad of IC chip (16) to electrode terminals (12). However, the present invention is not limited to the wire bonding method. The flip-chip-bonding method using bumps may also be adopted. Also, at the same time, the other principal surface of lead frame (20) may be processed by etching, sandblasting, or the like to form a rough surface. In addition, when a lead frame (20) without a die pad (11) is used with IC chip (16) and set against electrode terminals (12), the die bonding resin for mounting IC chip (16) is naturally insulating.

Effects of the invention


For the semiconductor integrated circuit device in the present invention, one or several steps are formed on the end surface of the lead frame substrate, and a sealing resin is used for molding to cover the step. Consequently, the electrode terminals cannot be separated even by external forces, and the electrode terminals cannot be separated even by thermal strain during a burn-in phase or the like. That is, high reliability can be realized.

Brief description of the figures


Figure 1 is an enlarged oblique view of the electrode terminal portion in an application example of the semiconductor integrated circuit device of the present invention. Figures 2a and b are a top view and a cross-sectional view illustrating the structure of the lead frame used in the present invention, respectively. Figures 3a-c are cross-sectional views illustrating the manufacturing process of the semiconductor integrated circuit device in the present invention.

Figure 4 is a cross-sectional view illustrating the structure of the semiconductor integrated circuit device using a conventional lead frame.

- 12 Electrode terminal
- 13 One principal surface
- 14 Other principal surface
- 15 Step
- 16 IC chip
- 17 Wire
- 18 Sealing resin
- 19 Reinforcing bar
- 20 Lead frame



- Key: 12 Electrode terminal
 - 13 One principal surface
 - 15 Step
 - 18 Sealing resin
 - 19 Reinforcing bar







Figure 2

- Key: 11
- Die pad Electrode terminal 12
 - One principal surface Other principal surface . 13
 - 14
 - Step 15



Key: 11 Die pad

Electrode terminal 12

- One principal surface
 Other principal surface
 Step
 IC chip
 Wire
 Sealing resin
 Reinforcing bar

- 19




Figure 4



April 5, 2004

Re: RMTC Job No. 2098-96421

To Whom It May Concern:

This is to certify that a professional translator on our staff who is skilled in the Japanese language translated the document(s) noted below from Japanese into English.


Japanese Patent: JP 1-106456 [JP01106456(A).pdf]

We certify that the attached English translation (2098-96421.doc) conforms essentially to the original Japanese language.

Kim Vitray

Operations Manager

Subscribed and sworn to before me this 5TH day of APRIL 2004.



Tina Wuelfing Notary Public

EXCELLENCE WITH A SENSE OF URGENCY®



This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.